Design Verification and System-Level Verification: Methodologies for Ensuring Robust Systems

Authors

  • Aparna Mohan North Carolina State University, Raleigh, North Carolina, United States. Author

DOI:

https://doi.org/10.47392/IRJAEM.2025.0263

Keywords:

Design Verification, System-Level Verification, Simulation, Formal Methods, AI-Driven Verification, Hardware/Software Co-Verification, Adaptive Verification, Test Automation, SystemC, Digital Systems Reliability

Abstract

As system complexity increases exponentially in industries such as automotive, aerospace, and consumer electronics, the demand for comprehensive design verification and system-level verification has intensified. Traditional verification techniques like simulation and formal methods, though essential, are increasingly being complemented by AI-driven strategies and hybrid verification frameworks. This review synthesizes research trends, practical methodologies, and experimental insights into scalable and efficient verification approaches. The review concludes by emphasizing the need for adaptive, intelligent, and sustainability-aware verification methodologies to address the growing demands of modern digital systems.

Downloads

Download data is not yet available.

Downloads

Published

2025-05-05